Abstract-Electrostatic discharge (ESD) failure threshold of NMOS transistors is known to degrade with the use of silicided diffusions owing to insufficient ballast resistance, making them susceptible to current localization, which leads to early ESD failure. In general, the gate-to-contact spacing of salicided devices is known to have little impact on their ESD strength. However, experimental results presented in this paper show that the ESD strength depends on the gate-to-contact spacing independent of the silicided process. Subsequently, a detailed investigation of the influence of gate-to-source and gate-to-drain contact spacings is carried out for a salicided 0.13-m technology which provides new insight into the behavior of deep submicron ESD protection devices. It is shown that the reduction in current localization and increase in the power dissipating volume with increase in the gate-to-contact spacings are the primary causes of this improvement, which implies that even for silicided processes, the gate-to-contact spacing should be carefully engineered for efficient and robust ESD protection designs.
of devices with silicided diffusions [1] , since the ballast resistance is negligible. In silicided CMOS processes, the primary cause of the degradation of ESD failure threshold is known to be nonuniform lateral bipolar conduction, which is attributed to insufficient ballasting resistance in the fully silicided source/drain structures [2] . This decrease in ESD strength imposes severe restrictions on the efficient design of ESD protection. Therefore, to avoid localized current conduction and improve , device structures with sufficient ballasting resistance are realized by introducing the silicide blocking option, or by implementing well resistors on the drain side, or by inserting local interconnect layers [3] [4] [5] . However, these options either require an extra mask or more process complexity and result in increased process cost and chip area. Hence, use of salicided 2 devices is often preferred for cost effectiveness in providing advanced ESD protections. The of the silicided devices is generally believed to be independent of the gate-to-contact spacing parameter. Hence, the impact of the gate-to-contact spacing of a salicided NMOS transistor on the ESD failure strength has not been fully explored.
However, contrary to conventional understanding, for advanced deep submicron salicided technologies with shallow trench isolation (STI) structures, we have recently reported that the gate-to-drain contact spacing has an impact on [6] . Moreover, the gate-to-source contact spacing has also been observed to affect [6] . This work investigates the above new phenomenon in advanced salicided transistors and describes the different mechanisms that are observed at the source and drain sides, respectively. The physical mechanism causing unexpected improvement in silicided devices with increased gate-to-contact spacing is identified. Furthermore, it is shown that the ESD strength of the protection device becomes independent of the gate-to-contact spacing when adequate substrate bias is applied. These observations have significant implications for ESD performance improvement simply through optimization of the device layout, even without introducing expensive process options.
II. EXPERIMENTS

A. Dependence on Contact Spacing
In this work, the dependence of second breakdown triggering current [mA/ m] is investigated as a function of the gate-to-source/drain salicided (CoSi ) contact spacing 2 A self-aligned silicide process. (GSCS/GDCS) for various test structures with grounded gates. Test structures were fabricated using a 0.13-m mixed-voltage CMOS technology. Two types of transistors are investigated in this study: low (1.5 V) and high (3.3 V) voltage NMOS transistors with different gate oxide thickness and drawn channel lengths. The 1.5-V NMOS transistor has a 27-Å-thick gate oxide and 0.175-m-long gate poly, while the 3.3-V NMOS transistor has a 70-Å-gate oxide and 0.5-m-long gate poly. However, the finger width for both transistors is 20 m. Fig. 1 shows the schematic cross section of the ESD NMOS transistor used in this study. The contact spacing is measured from the gate poly edge to the near edge of contact opening and the contact opening width is fixed at 0.15 m for all the test structures. Since the test structure uses a shallow trench isolation (STI) with constant n overlap with the source and drain contact ( _ _ ) for a given device rating, the total size of the source and drain structures are changed proportional to the variation of the GSCS and GDCS. The second breakdown triggering current ( ) was measured using the transmission line pulsing (TLP) method for a voltage pulse width of 200 ns. As expected, since the resistance of silicided region is relatively small compared to other parasitic resistances in the source/drain structure, a change in resistance proportional to the GDCS/GSCS is not apparent from the dc current-voltage ( -) measurements. The drive current ( ) of the 1.5-V NMOS transistor was tested with GDCS/GSCS variations. As shown in Fig. 2 , the measured drive currents show that the difference in the resistance due to increased gate-to-contact spacing with the salicided diffusion is hardly apparent. In addition, the inset in Fig. 2 shows a sample of TLP curves for the 1.5-V transistor with two different GDCS and GSCS. It can be clearly seen that the value is about doubled with an increase in GDCS/GSCS from 0.1 m to 0.5 m. However, the slope of the high current regions is almost identical for the two gate-to-contact spacing is an important design parameter determining ESD strength for the gate grounded ESD protection devices. It also suggests the possibility of achieving increased ESD robustness through optimizing the layout of the silicided protection devices without any extra processing steps or structure options. However, the primary cause of this improvement of has not been explored and needs comprehensive modeling and analysis in order to improve understanding of the device physics involved in this effect. This will also enable the establishment of robust ESD protection design approaches through proper design of the devices.
As shown in Fig. 3 , for the 1.5-V NMOS transistors, the dependence on the gate-to-contact spacing is more apparent than that for the 3.3-V devices. In general, for advanced devices with salicided diffusion, the improvement of is not easily achieved due to early failure caused by current localization. In this regard, any amount of improvement in for salicided technology with no process changes has significant implications. As can be seen in Fig. 4 , values are influenced by both GDCS and GSCS within the scatter of data. Despite the salicided process, the increasing trend of is obvious as GDCS and GSCS increase. For the minimum gate-to-contact spacing of 0.1 m, ranges from 1 to 1.5 mA/ m. However, with the increased GDCS m and GSCS m, values are clustered around 3.5 mA/ m. The data clearly show that for a given spacing (GDCS), increase in GSCS strongly affects the ESD hardness. This experimental result implies that the impact of gate-to-source contact spacing is as significant as that of the gate-to-drain contact spacing for a salicided technology.
B. Effect of Substrate Bias
For silicided devices, it has been reported that improves with a forward substrate bias by enlarging the turn-on finger width of the devices [2] . With sufficient external substrate bias ( V), the dependence on the gate-to-contact spacing disappears as the emitter-base junction of the lateral bipolar transistor fully turns on (Fig. 5 ). As shown in [2] , the phenomenon of improvement is associated with the extent of uniformity of the lateral current distribution, since the ESD current becomes more uniform along the channel width with increased external substrate bias. In addition, it should be noted that the dependence on the gate-to-contact spacing for the 1.5-V transistor is stronger, since the extent of uniformity of the lateral current distribution of the two devices varies (Fig. 6 ). It is believed that the devices with shorter channel length and shallower junction depth experience nonuniform bipolar conduction more strongly since the relative sensitivity to the statistical random variation is higher for given process conditions. In order to identify the underlying physical mechanisms for the drain side and source side contact spacing effects respectively, the following effects were investigated: 1) the influence of the ballasting ESD current distribution; 2) the improvement of the current driving capability of the lateral n-p-n transistor; and 3) the increase in thermal capacity due to the enlargement of power dissipating volume along with the increase in GSCS/GDCS. Each of these effects has been investigated in detail in the next section.
III. ANALYSIS AND DISCUSSION
A. Ballasting Current Distribution
As shown in Fig. 2 , from the dc and TLP measurements for 1.5-V NMOS transistors, the drive current and the on-resistance show no differences between the structures with the minimum gate-to-contact spacing and the ones with increased gate-to-contact spacing as expected. First, to analyze the impact of the GDCS, for a fixed GSCS of 0. further increase in GDCS, the on-resistance remains unaffected. However, is nearly doubled with GDCS m. It is instructive to note that, contrary to the experimental results presented in this work, it has been reported in the past that the on-resistance is changed depending on the silicide thickness and junction depth [4] . Since it is well known that the silicide contact resistance is a strong function of interfacial doping concentration (Silicide/Si), the silicide contact resistance is influenced by the variation of the silicide thickness [7] . Moreover, the junction depth can also affect the drain diffusion resistance. Therefore, it is likely that the impact of these factors was observed as slight changes in the on-resistance in [4] , even with silicided structures.
Nevertheless, based on the empirical results presented in this work, it can be conjectured that the increase of GDCS alleviates the current localization problem by further expanding the turned on portion of the finger width, which appears only for devices with strongly nonuniform current distributions under ESD stress. For devices with various finger widths, total failure threshold currents,
[mA], were measured for the low and high voltage transistors. As can be seen in Fig. 6 , the total failure threshold current does not scale with the drawn finger width for the 1.5-V transistor. For the 3.3-V transistor, scales only for a limited range of widths. This implies that the ESD current distribution for 1.5-V NMOS devices is highly nonuniform while it is nearly uniform for the narrow 3.3-V NMOS transistors ( m). The data shown in Fig. 6 (b) support the observation that only devices with uniform ESD current distribution do not show dependence on GDCS. Thus, it can be concluded that the increase in GDCS helps spread out the ESD current more uniformly along the finger width, which leads to improvement in the effective value of , though the increase in the ballasting resistance with the GDCS is hardly noticeable. This is apparent from Fig. 3 and from the total failure threshold current ( ) data in Fig. 6(a) for the 1.5-V NMOS devices where the ESD current distribution is strongly nonuniform. In addition, for low voltage transistors, with adequate external substrate bias, the dependence of on GDCS disappears as shown in Fig. 5 . This result also supports the argu- Fig. 8 . Equivalent circuit of the NMOS including the parasitic lateral n-p-n bipolar transistor when the lateral n-p-n is on. I is the channel current, I is the avalanche-generated current, and I is the substrate current.
ment that the increase in GDCS alleviates current localization for low voltage transistors. In other words, it seems that for the salicided devices, the shorter the gate-to-drain contact spacing is, the stronger the current localization. Therefore for the devices requiring higher ESD strength, minimum gate-to-contact spacing should be avoided unless substrate bias can be used in the protection circuit design [8] .
B. Characteristics of the Lateral n-p-n
In general, the ESD hardness of NMOS devices can be described in terms of the primary device parameters of the parasitic lateral n-p-n transistors, such as the current gain ( ), avalanche multiplication factor ( ), and effective substrate resistance ( ) [9] [10] [11] . When the lateral n-p-n turns on (Fig. 8) , the , , and are given by [10] (1)
Despite variation of the GSCS/GDCS, can be assumed to remain constant since the substrate doping concentration remains unchanged. In addition, the substrate contact is designed 20 m away from the STI boundary at the source side and the maximum variation in the distance of substrate contact from the gate poly edge can be 0.65 m due to increase in GSCS. This 0.65-m variation in the distance of substrate contact will have a negligible impact on the effective substrate resistance value. Therefore, the current gain and avalanche multiplication are of primary interest for studying the impact of variations of gate-tocontact spacing on . The lateral n-p-n operation depends on a combination of , , and for a given power dissipation. For a given ESD current, less avalanche multiplication and higher current gain is preferable for higher ESD strength, since strong avalanche multiplication results from high fields which in turn, leads to locally higher temperatures. The variation of the avalanche multiplication for the test structures can be observed by employing two-dimensional (2-D) device (MEDICI) simulation. It should be noted that in the test structures used in this Fig. 9 . Avalanche-generation current (I ) and multiplication factor (M ) for the variation of (a) the GDCS and (b) GSCS. study, as the contact spacing is increased, the source or drain area did not remain constant since the distance from the edge of the gate poly to the STI boundary on the source and drain side also simultaneously increased (Fig. 1) . In addition, in the simulations, the silicide layers are treated as virtual electrodes and the effective substrate resistance of 5 k / m is attached to the bottom substrate contact. For the thermal boundary conditions, a thermal electrode is defined at the bottom of the substrate and the temperature of this thermal electrode is assumed to be the same as the ambient temperature. It is important to note that we assume the simple thermal boundary conditions for the simulations since the results of the thermal simulations are intended to provide only a relative comparison between different structures for a given thermal boundary condition. Furthermore, from the thermal point of view, the size of the simulation structure should be fixed, otherwise the thermal boundary conditions change. Using the dc current sweep simulation mode, high-current characteristics were reproduced for the structures with minimum gate-to-contact spacings (GSCS/GDCS m) and also for longer GDCS ( m) or GSCS ( m). As shown in Fig. 9 , the avalanche-generated current ( ) and multiplication factor ( ) are compared for the three cases. As the drain current increases the generation current increases while the multiplication factor decreases rapidly, regardless of the gate-tocontact spacing. Based on the simulation results, variations of the gate-to-contact spacing appear to have no impact on the avalanche process.
The increase in the current gain of the lateral n-p-n transistor can result in an improvement of by conducting more current for a given ESD stress. In order to track the current gain of a lateral n-p-n transistor with the variation of GSCS and GDCS, the ratio of the triggering voltage ( ) and holding voltage ( ) is monitored for various test structures as shown in Fig. 10 , since the current gain of a lateral n-p-n transistor (for a gate grounded NMOS) in a self-biasing mode is proportional to the ratio for GSCS variations, the values are nearly independent of the GDCS variations. As described earlier, for the test structures, size of the source/drain is increased as the GSCS/GDCS increases. Therefore, the effective area of the emitter (source) of the lateral n-p-n is enlarged with increase in the GSCS, and in turn, the effective current path is also increased. As shown in Figs. 11 and 12 , for a given collector current, with the increased effective size of the emitter, more base current (hole current component) flows into the emitter for a given generation current (Fig. 11) , which results in a slight decrease in the current gain (Fig. 12) .
However, despite the decreased current gain with GSCS, improvement in is observed with GSCS. Consequently, the increase of with the GSCS is not attributed to the lateral n-p-n current gain. These results suggest that the mechanism for improvement of with the gate-to-source contact spacing variations is not dependent on the efficiency of lateral parasitic n-p-n transistor. In fact, the efficiency of the lateral n-p-n for conducting ESD current seems to be degraded or unchanged with increases in gate-to-source contact spacing. Therefore the main cause of the improvement in due to increase in GSCS is still unclear. Hence, to gain better insight into the physical behavior, we next explored possible thermal effects involved in the gate-to-source contact spacing by performing electrothermal simulations. 
C. Thermal Effects
Before investigating any thermal effects involved in the mechanism of improvement with gate-to-source contact spacings, it is important to discern any possible role of the uniformity of current distribution (arising solely due to increase in GSCS or the effective emitter area of the lateral n-p-n transistor) as the primary physical mechanism responsible for the improvement. As shown in Fig. 6(b) , the current distribution is nearly uniform for the 20 m wide high-voltage transistors and increase in GDCS has no impact on since the current is already uniformly distributed. Using the same argument, increase in GSCS should also have little impact on the uniformity and on . Nevertheless, the data for high voltage devices in Fig. 3 clearly show the impact of GSCS even though the current is already uniform (since m). Hence, it can be concluded that the observed improvement of with GSCS is not primarily due to any improved uniformity of current distribution. The above arguments are particularly valid for the high-voltage (3.3 V) transistors.
In order to investigate any increase in thermal capacity due to enlargement of power dissipating volume along with the increase in GSCS/GDCS, the temperature distributions in the device have been compared using electrothermal simulations. Current flowlines and temperature distribution contours for Fig. 13 . According to the simulation results, the location of the maximum temperature in the device remains the same, despite differences in the maximum temperature value itself. Due to the higher thermal resistance of STI structures and reduced thermal conductivity of upper passivation layers, the heat generated in the device under the ESD stress is confined and mostly dissipated through the substrate. Therefore, changes in the STI boundary associated with variations of GSCS/GDCS influence the overall temperature distribution and the peak temperature in the device as well. In Fig. 14, we show the effect of the gate-to-contact spacings on the temperature distribution. The temperature for the device with longer GSCS ( m) is significantly lower than that of the two other structures with GDCS of 0.1 and 0.5 m. The augmented power dissipating volume for the larger GSCS results in a lower peak temperature for a given drain current. Thus for the device with larger GSCS, a higher ESD failure threshold can be obtained due to a reduction in the peak temperature. Therefore, under ESD conditions, the maximum temperature of the device for a given drain current is higher due to reduction in the effective source size resulting from smaller GSCS. The simulated maximum temperature with the drain current is also plotted in Fig. 15 . The maximum temperature increases more rapidly with the drain current as the power dissipating volume decreases for the shorter gate-to-source contact spacing. Note that a significant difference in the maximum temperature can be expected at higher drain currents. To provide further support for the thermal effect involved in the gate-to-contact spacing, the total failure threshold currents ( ) of the 1.5-V test devices having two different power dissipating volumes (arising due to increased n overlap length of S/D contacts) are shown in Fig. 16 . It clearly indicates the dependence of on the size of the power dissipating volume. For the device with _ _ of 0.1 m, the total failure current is less than 25 mA. However, with increase in the power dissipating volume due to the extension of _ _ , significant improvement in the failure current can be obtained. It should be noted that this improvement of for low-voltage transistors is not attributed to any improved uniformity of current distribution since the gate-to-source/drain contact spacing is unchanged for both the test structures in Fig. 16 . The experimental result in Fig. 16 agrees with the predictions based on electrothermal simulations (Figs. 13-15 ). Both sets of data suggest that thermal effect is the root cause of improvement with increase in GSCS. Therefore, it can be concluded that the observed improvement of with GSCS for the low voltage transistors is also primarily due to thermal effects.
Also, it should be noted from Fig. 5(b) and (c) that both GSCS and GDCS have little impact on under substrate bias condition, which makes the current distribution more uniform for the low voltage transistors. As shown in [2] , the current flowlines, with substrate bias, spread out more uniformly and deeper into the substrate compared with the flowlines without substrate bias. Hence, Fig. 5 implies that the volume associated with current (or temperature) distribution is significantly increased by substrate bias and that this volume is substantially larger than the one arising due to increase in GSCS. This is reflected in the dramatic improvement of in Fig. 5(b) and (c), while showing almost no sensitivity to GSCS and GDCS.
Finally, the overall physical mechanisms involved in the gate-to-contact spacing can be summarized. Although the changes in ballast resistance cannot be observed directly, increases in the gate-to-drain contact spacing are effective in mitigating severe nonuniform ESD current conduction. The increase in the GDCS improves for devices with nonuniform ESD current distributions, primarily the low-voltage (1.5 V) transistors used in this work. Despite reduction in current gain of the lateral n-p-n transistor, increases in GSCS lead to higher primarily due to thermal effects arising from increase in the power dissipation volume. This implies that for salicided deep submicron devices with STI is sensitive to the thermal capacity of the structures; and that the lateral n-p-n model is not sufficient for describing the device behavior of these devices under ESD conditions. Therefore, analysis of ESD behavior of advanced devices should consider both thermal effects and the nonuniform bipolar conduction. Based on this study, it is recommended that the minimum gate-to-contact spacing should be avoided for the design of protection devices. However, the minimum contact spacing can be used if sufficient substrate bias can be supplied to the NMOS device under ESD conditions, because the substrate-triggered lateral n-p-n transistor is independent of the gate-to-contact spacings as confirmed experimentally in this work. Furthermore, on-going experimental work also show that the results obtained from the single finger structure correlate very well with the results from multifinger structures provided the multifingers are uniformly triggered.
IV. CONCLUSION
Improvement of ESD failure threshold with the gate-to-contact spacing for fully silicided NMOS transistors have been investigated. The results provide new insight into ESD design rules for deep submicron technology based on detailed experimental and simulation results. It has been shown that the reduction in current localization and increase in the power dissipation volume with increases in the gate-to-contact spacing are the primary factors influencing improvement of ESD performance. It has also been established that substrate biasing can help eliminate the impact of the gate-to-contact spacing on the ESD robustness. Results from this work suggest that even for silicided processes, the gate-to-contact spacing should be carefully engineered to achieve efficient and robust ESD protection designs. 
